Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Issues with DTA simulation using the SDF

Status
Not open for further replies.

footery

Newbie level 1
Joined
Jun 6, 2008
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
hi guy
we can use STA to analyse the path timing with set_false_path to eliminate asyn path. If my STA is passed and the function simulation is good.but there is still asyn path not concerned.so we need do DTA using the sdf .when simulate , the asyn path 's setup time is still invalid.then we got "X"(in real use ,its ok). it propagate.what should we do to continute the simulation.to change the setup time to 0 of the asyn path of sdf or something else(like +no_notifier?)?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top