Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

timing arc and unateness

Status
Not open for further replies.
K

kramerny

Newbie level 1
Joined
Jan 3, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
Hi guys,
Can some one let me know the use of unateness in .lib*. like and has positive-unate because a rising input will produce a rising output.

How is this going to help in timing?
 

Unateness is important for timing as it specifies how the edges (transitions)
can propagate through a cell and how they appear at the output of the cell.
This information will be used by STA tool to track worst/best paths in a given timing path
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top