Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Which field has more scope: Design for Testability or Verification?

Status
Not open for further replies.

udit

Member level 3
Joined
Jun 27, 2005
Messages
60
Helped
4
Reputation
10
Reaction score
2
Trophy points
1,288
Location
Canada
Activity points
1,816
DFT seems to be gaining popularity. But I would like to know which field has more scope Design for testability or Verification. I would also like to know about a good book on DFT.
Thank you
 

Re: regarding DFT

Hey i personally feel DFT is a betetr field right now as compared to verification.....DFT work spans the entire vlsi design flow and beyond where as verification spans a comparitively smaller length of the design flow....as far as t books are concerned ....fundamentals of digital logic by stephan brown n zvonko vranski has a chapter on DFT....also check out principles of cmos design by weste and eshraghian
 

    udit

    Points: 2
    Helpful Answer Positive Rating
Re: regarding DFT

hi
DFT will be the good choice becoz it as more scope and challenging.the good book which i feel and which helped me is DFT by ABROMOVICCI jaico publications.
 

Re: regarding DFT

I think verification is far better than DFT bcos "there is no hard & fast rule in verification . It is an art & not a science. A person having experience in verification can become a very good designer, but not vice versa. " These are the words my professor told me when i asked this same question 2 him.
 

regarding DFT

Verification engineers will need a very thorough understanding of the functional operation of the chip, but does not care about anything beyond RTL design.
DFT engineer, on the other hand, needs to understand the physical architecture of the chip, the clocking speed and structure, the synthesis and timing aspects, and the manufacturing process. The DFT engineer's job starts very early in the project cycle, right when the architecture is being defined, and will last after the chip goes into production. The DFT engineer may be involved in yield improvement and customer returns.
The verification engineer's job typically ends when the chip goes into production, when all functional bugs are fixed.
So verification engineer will have more depth on functional operation of the chip, but the DFT engineeer will have more breadth on the whole process, from design to manufacturing to customer support.
 

regarding DFT

dft has large scope of research n its challenging :)

Added after 5 minutes:

As chip size is shrinking ...its more prone to stuck at faults .....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top