Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why output set to high impedance when chip disabled?

Status
Not open for further replies.
wylee

wylee

Full Member level 1
Joined
Feb 17, 2004
Messages
98
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,288
Location
Malaysia
Activity points
1,031
Normally when we disable/off/sleep/standby an IC, I noticed all outputs are usually set to high impedance state (tri-state) instead of HIGH or LOW.

What is the reasons behind this?
 

because of power. If you connect a resistor at the output pin, maybe dissapate power
 

In these modes you want the lowest power dissipation possible. If a pin is high or low it could be drawing current. If a pin is tri-stated, it can't draw any current.
 

    wylee

    wylee

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top