Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
On chip I/O transistors will differ from normal transistors in a number of ways. Much does depend upon the process. Generally...
larger than minimum L
W sized to meet drive requirements
larger contact to gate spacing
larger S/D overlap of contact
possibly no silicide
maybe thick gate ox
possibly double rows of contacts on S/D
On chip I/O transistors will differ from normal transistors in a number of ways. Much does depend upon the process. Generally...
larger than minimum L
W sized to meet drive requirements
larger contact to gate spacing
larger S/D overlap of contact
possibly no silicide
maybe thick gate ox
possibly double rows of contacts on S/D
Many thanks rangermad!
Now it is more clear to me that they are different from normal transistors.
In the literature, it is mentioned very briefly, these transistors have thicker gate oxide and higher breakdown voltage.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
