Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Can you do distributed parallel simulation in VCS ?

Status
Not open for further replies.
Z

zhangpengyu

Full Member level 3
Joined
Jun 28, 2004
Messages
172
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,298
Activity points
1,164
help for vcs

Hi

I want to partiton a chip-level design(verilog + pli) to several parts(6 parts for exapmle),and use vcs to simulate each part(6 vcs processes run paralleling),then
I could distribute these processes to different cpus(6 cpus SMP for example) to
accelerate simulation.
I think it's distributed parallel simulation.But I don't know how these vcs processes communicate each other.

Is this possible for me to do this?Does vcs support this? How could these processes communicate each other?

Help please!!


zhpy
 

Re: help for vcs

What you say is possible! But complexity required will be too much !!
This will be useless. Better think about some other options like Hardware
accelerators (eg.Tharas Box)!
You have to implement socket programing in pli for communication links!
Hope this helps you try for some other option!
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top