Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Drive Strength and delay problem

Status
Not open for further replies.
S

shivamgarg

Newbie level 4
Joined
Oct 29, 2014
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
College Station, TX
Activity points
37
Hi Folks,

If i have a chain of inverters, each with a drive strength of X and another chain of inverters each with size of 10X. Which one should have more delay? or which should have an early response?

Thank You.
 

cells having more drive strength can drive more number of cells (fanout).They are faster cells
hence inverter chain with 8X drive strength have lesser delay and inverter chain with 1X drivestrength has more delay.
to meet timing of your design 1X buffers need to be upsized if required.
 

time delay depends on f= g h, where f= effort delay, g = logical effort and h = electrical effort. Since, the drive is same so g and h still remains constant. Shouldnt it depend on what load they are driving?
 

shivamgarg said:
time delay depends on f= g h, where f= effort delay, g = logical effort and h = electrical effort. Since, the drive is same so g and h still remains constant. Shouldnt it depend on what load they are driving?
Click to expand...

In this case it depends of the load the series of inverters driving.

Increase in Transistor width -> Increased Drive strength -> Increased Parasitic Capacitance -> Reduced Resistance

CASE 1 : Delay = RC; C=Cl+Cp
If Cp heavily dominates Cl; then larger width transistors results in increase in delay( due to increase in parasitic capacitance).

CASE 2 : If Cl dominates Cp; small increase in Cp will not contribute much to the total capcitance but at the same time reduces resistance. In this case using larger transistor reduces delay.

It is different for different scenarios.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top