Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Timing Constraints on the external pins of the chip

Status
Not open for further replies.
ivlsi

ivlsi

Advanced Member level 3
Advanced Member level 3
Joined
Feb 17, 2012
Messages
883
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,868
Hi All,

What considerations should be taking into account while applying Timing Constraints on the External Pins of the Chip? Are there any rules of thumb?

Is it required to define Signal Slops, Transition Time and Load Capacitance?

How to know what I/O pads should be placed (in terms of their strength)?

Thank you!
 

If you know the load, the pin will see in your application, for sure add this constraints.
Certain interface protocoles request some max transitions, timing relation from a pad to another pads...
For the strenght choice, the power budget, interface speed, could involve, in functional or test mode, for example, the load on a tester machine is "huge" 100pF, and could required more strengh, to speed-up the test.
 
  • Like
Reactions: ivlsi

    ivlsi

    ivlsi

    Points: 2
    Helpful Answer Positive Rating
rca, thank you for your comment. How should the PCB routing be taken into consideration? Is there any rule of thumb?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top