Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

set_input_delay and set_output delay

Status
Not open for further replies.
J

jaya sree

Member level 3
Joined
Nov 9, 2009
Messages
55
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
india
Activity points
1,791
hai every one,

In my project , set_input_delay and set_output delay values for input and output pins is reduced from previous release to present release. So will timing get better? I mean ,the less input and output delay values , the better for setup ? are constraints relaxed? is my analysis correct
 

yadavvlsi said:
Yes, It will improve in2Reg and reg2out timing. It will have no impact on reg2reg paths.
Click to expand...

Hi Yadav

Can you please elaborate the answere. If set_output_delay is reduced, how the timing can get better. The path has to function faster inorder to meet the timing, so the constraints are tightened right?
 

Jeevan, output delay value is subtracted from clock period and you have yo meet reg2out path in remaining time. If output delay is less, you get more time to meet reg2out path. Same thing is applicable for in2reg also.
 
What about hold time? I am guessing lower SID & SOD (set_input/output_delay) without -min or -max option will have negative impact on in2reg n reg2out hold time, but I am not sure the amplitude of impact.

A little add-on for the elaboration: SOD indicates the delay needed from the output port to the "imaginary" endpoint reg (which is outside your design). Reducing SOD means the delay from port to endpoint reg is now shorter; thus setup timing can get better. Same thing is applicable for in2reg also. (I stole your last line, sorry yadavvlsi)
 

Its ok dude. :smile: Hold is independent of frequency, hence time period. Reducing input delay and output delay will not have any effect on hold.
 

Don't really agree that hold is not affected.
It's true that having smaller clock period does not affect hold; but what about smaller delay? Hold violation happens when data reaches the endpoint too fast (so fast that previous data was not properly consumed by the endpoint.) When we assume very small SOD, we are assuming the data delay from the output port to the destination outside only consume little delay (Agree until this point?). Won't the total delay be so small that hold time requirement is violated?
 

childs said:
Don't really agree that hold is not affected.
It's true that having smaller clock period does not affect hold; but what about smaller delay? Hold violation happens when data reaches the endpoint too fast (so fast that previous data was not properly consumed by the endpoint.) When we assume very small SOD, we are assuming the data delay from the output port to the destination outside only consume little delay (Agree until this point?). Won't the total delay be so small that hold time requirement is violated?
Click to expand...

Childs, yes, in this case, buffer should be inserted to fix the violation like "removal" issue of reset path(in2reg).
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top