Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
There are two board components on the Digilent Arty A7-100T FPGA development board: System Reset and System Clock, as shown in the board file board.xml:
and Board tab in Vivado:
The System Reset is so easy to use: it automatically shows up in the Block Design diagram and get configured. I...
For some reason, I don't like the number of revision automatically incremented when I make modification to my IP core. But I can't find anywhere in Vivado where I can change it. Can you tell me how to change IP revision?
PS: I'm using Vivado 2023.1 on Windows 10.
This is a sentence in section "Arbitration in AXI Shim" of Xilinx's "Zynq-7000 SoC and 7 Series FPGAs MIS v4.2 100 (UG586)" document (page 101): "The Memory Controller has one address channel."
But I double checked the MIG core I inserted into the block design of Vivado, the slave AXI...
On a Ubuntu machine with Xilinx Alveo U280 card and Vitis 2022.2 software package installed, what command can save out existing flash to a file and then save it back without error? Thanks.
I'm reading section A6.4 "Slave ordering" of AXI standard, but I don't quite understand what the word "observed" mean in the standard text:
Can you give me an explanation, preferably with a concrete example? Thanks.
I'm trying to follow vadd example in Vitis Getting Started Tutorial on hardware (link).
The OS is Ubuntu 22.04.2 and Xilinx Vitis software (XRT, deployment and development platform) version 2022.2 is downloaded from the official product webpage (link). To the best of my knowledge, I think my...
It seems to me now that I have to connect the FPGA development board to the computer on which the development software, say, Xilinx Vivado 2022.2, is running. Is there any chance that I connect the development board to one PC, while the development software is running on another PC so that the...
We know that Verilog has file I/O system task functuons. But in practical FPGA development on a development board connected to host PC with a micro-USB cable, say, a Xilinx Artix-7 board, how to read/write file in host PC when simulating Verilog code on the board using Vivado 2022.2? Thanks.
We know concurrency platform is usually implemented by software. But is there any hardware concurrency platform for FPGA in which we can spawn a new thread, synchronize and use parallel loops without worrying about implementation details? Thanks.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
