Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have read papers from sansen and ribner, but these papers make me confused, escpeciall the paper from sansen.
Is there any good material on this topic?
dds ad9834
Yeah, actually the SNR will drop as the input signal frequency increases. For the bandwidth I mentioned here, it refered to the Nyquist bandwidth.
I have found some precision sine wave generator on the internet (as stanford ds360), but it's expensive for me. I just wanna some...
Yeah, I plan to make one refence for each column.
And because the coupled digital signal (row_sel & row_sel_bar) is differential, the bias voltage should be concerned as a invariant signal.
And the ground of the bias circuits is far from digital circuits. So there shouldn't be too much noise.
yes, only few fFs per pixel. And since this is the row_select signal, it only switches only one time for one frame. Simulation shows that it won't cause too much variations on bias voltage. The most important thing is still the process and ground differences. I think that will cause at least...
how to adtest
thanks. The bandwidth of my AD is 50kHz. I tried to use a forth order active bandpass filter to filter the output of an sine wave generator (which is only 70dB snr). But it ended up in getting worse distortion then. I am trying to test it with an Agilent ATE system. Its spec shows...
Use a buffer amplifier? But that will introduce more offset voltage for the buffer itself..
According to the monte carlo simulation, the mismatch will be around 20mv. That's too much. Now I chose the vdsat of bias Mos transistor to be 300mv since high vdsat will handle this much better. Is...
bias voltage
I am designing a 64*64 pixel array driver circuits. Every pixel has a class ab amplifier in it. The question is how to design bias circuits for these amplifiers. It is better to mirror the current source at local area. But that will need 64*64 bias current source for the whole...
3.3v to 5 volt
yes, that's right. But my analog part need 5v dynamic range, so the switch signal have to be 5v. And my digital library use 3.3v circuits. There's no way for me to reverse it.
3.3v to 5v
I designed a chip with 3.3v/5v process. The digital part is working with 3.3v.
but the analog part need 5v power source, How can I raise the signal of digital output from 3.3v to 5v? Is there any good suggestion?
I tried a simple inverter. Though it can work, the pmos could not...
what is dac type
I found most lcd driver ICs employ the resistor-string type DAC.
Why not use other types? like capacitor array, current steering.
I think resistor-string consumes lots of chip area, so is there any idea to reduce it while still keep 8-bit resolution.
hello, guys. I had designed a 16-bit sigma-delta ADC, but I don't have a precision sine signal generator (its dynamic range is about 70dB). Now the test result is only 70dB for the modulator. Is there any way to improve the test result?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
