Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sweesw

  1. S

    X-hdl crashes when translating the risc5x core from opencore

    x-hdl crashes... Have anyone tried the tool named vhdl2verilog from Alternative System Concepts Inc, is that possible to convert testbenches written in VHDL to verilog?
  2. S

    How to glitch-free for multiple clock?

    glitch free clock switch use glitch-free clock selector. The idea is to switch the clock when the orginally selected clock line are at logic 0, wait for 2 clock cycle or so, then ramp up to the newly selected clock.
  3. S

    what is the unit for combinational/Nocombination area?

    report_area unit from DC report_area result, how to convert that unit to gates? e.g, Combinational area: 2503906.000000 Noncombinational area: 16571702.000000
  4. S

    how to do ECO? where can I find doc for it?

    where does ECO fit in the whole ASIC design flow? what specific actions should we take for the ECO(e.g, reserver spare cells)?
  5. S

    What is the serious definition of a "BUS"?

    sounds that a net/wire with multiple drivers is called a "BUS".
  6. S

    what is "bus keeper"?

    what is a "bus keeper" and what does it do?
  7. S

    For reset signal why use active low rather than high?

    use of active low reset The question may sound naive but I think there are some other reasons than just convention.
  8. S

    do you guys know why company use C++/C to do HWverification?

    Could anybody having used C/C++ to do ASIC verification talk about your tools and verification flow that you use?
  9. S

    about TSI(Time slot interchanger) design?

    is that for SONET/SDH applications?
  10. S

    how to learn the BUS architecture(PCI, PCI Express, AMBA...)

    I know nothing about how a bus transaction is handled. I wish to learn it from scatch, for example, what means master, what means slave, etc. Could anyone share some ideas what and where I can start with? What book I should read to understand it if I have no previous experience?
  11. S

    how to detect a pulse from a fast clock domain to a slow one

    Re: how to detect a pulse from a fast clock domain to a slow Of course the two clocks are asynchronous and it is a single bit signal that does not need a FIFO to handoff.
  12. S

    how to detect a pulse from a fast clock domain to a slow one

    I know how to use a 2 DFF edge detector to detect pulse from a slow clock domain to a fast one. Can anyone tell me another version of the edge detector that can do the fast-to-slow? I thought I would stretch the pulse for 5-10 cycles if the clock frequecy between the two are 5-10 times...
  13. S

    Janick Bergeron was sold to Designware

    FYI, Dont forget what the engineering and engineer are all about. Few IC designer engineers are working 100% for fun and loved to work overtime. IMHO, most of them are doing this as a way to make a living and earn big bucks. On the forum, it seems tons of people are eagle to search for and learn...
  14. S

    Janick Bergeron was sold to Designware

    For this, you guys will see your fate as an ASIC design/verification Engineer, i.e., You will die sooner or later within 5-10 years! The jobs are moving to India, China, ..., better be prepared for another big career transition at your 40s unless you dont care leaving North America...
  15. S

    Is borrowing/lending EDA software legal?

    Our company has purchased some EDA tools which were not being used for now. I was wondering if we can rent the software to some other companies that is in need of this? Anyone know the legal procedures to do this? Do we have to let the original EDA tool vendor know about this? Is there a...

Part and Inventory Search

Back
Top