Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by shrikanthke

  1. S

    Randomication in verilog

    HI, i want to use random function in verilog HDL. i will have a set of numbers(6-8 in number) from which a random number has to be selected every time. suggest me the ways of implementing it.
  2. S

    Verilog coding - error correction in Xilinx platform

    My code is as follows: module StateMachine( input start, input CLK, input stop, input input_type, input read_to_read, output reg input_to_lc, output reg logic_controller_enable, output reg read_enable, output reg mem_read ); reg [1:0] state,next_state; parameter S0 = 2'b00...
  3. S

    question on Verilog coding

    Thanks. So, inout ports can be used inside one module . And it cannot be used in between two devices. is it correct ?
  4. S

    question on Verilog coding

    Thanks Sharath. i used initial block in that module. One more question.. I used a inout signal in one module. Now im calling that module from another module. I want to instantiate that module(which uses inout signal). here is my code. Logic_Controller...
  5. S

    question on Verilog coding

    Hi, I created a memory using command "reg [15:0] memory_bank[3:0];". How to initialise this memory with come values ?
  6. S

    SDRAM memory controller design (testing in xilinx ise)

    i have a verilog code for memory .I want to check read and write operation in it . i gave address and data. but i want to load memory register in it (before read and write ). probelem is mode reg is declared as register (not as any input or output).so in what form i shud give it in testbench. i...
  7. S

    Cadence virtuoso - INPUT question

    What is mean by offset voltage and DC voltage in CADENCE virtuoso? Im asking these parameters regarding SINE input.
  8. S

    Cadence virtuoso library details on MOSFETs

    In Cadence virtuoso 6.1.4, Mosfets are present in gpdk180 library. can anyone say me whether these mosfets conducts in subthreshold reigon ? i need a mosfet with low power consumption. in which library wil i get ?. what are te latest libraries which are advanced in technology .
See more

Part and Inventory Search

Back
Top