Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
how to simulate opamp stability
I want the effect of feed back. Do I have to cut A? Could I cut B? If only to break the loop, then what's the rule to choose the point to break it? Thanks
If the circuit is like this: , is it different from the former circuit?
Best Regards!
lvl calibre
you can use this command:
compare_gds <input_database1> <top_cell_name1> <input_database2> <top_cell_name2> <output_database> [-NOT | -XOR]
This command doesnot need a license :-)
middlebrook stability analysis
Could any one help me on how to simulate phase margin of a opamp with Hspice?
According to text book, I should break the loop to caculate the loop gain? Where should I break the loop, point A, point B, or any other point? (how to choose the right point to break...
diode connected pmos
diode connection means connect G and D together. Then the MOS act as a diode. You can use it as protection diode, or bias for a transistor......
phase margin 60 degrees
I understand that Phase Margin should over 45 Deg (> 60 is better) to avoid oscillation. But I think in the range gain= 15dB, the phase = -30, does it mean the phase margin = 150? So the system is very stable, right?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
