Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
actually my uart design calls for external clock to be given seperately from the board, even though 80/5 == 16 MHZ seems an obvious option i want two separate clock domains.
hi,
from project navigator, add a new file --> goto ip type a name and click nest, this will open up a screen of coregen luisting all core availabe for the device..
some of the cores are free and some are time bound for say 4 hours. DCM is free unless there are other cores which are really...
hi
as far as configurable devices are concerned then a thoroughly tested system in a eval kit is as good as final system.
the only catch will be minor issues with the final product packaging
its always better to try out in kits an hav the feel of it, then proceed to making a whole system, bottom...
how to specify multiple clock domains in xilinx sysgen
i want my modules to be clocked by two external clock signal
ie, my uart should run at 16MHZ clock , and my image processor sending the sync out throuh uart for debugging work at 80MHZ
i simply doesn't feel thesis on a xilinx kits are worth, may be u can see the range of some problems the hav addresed with each new family of devices, like dsp, serial connectivity etc;
see for target environmets, and with changng times how they hav adapted the technology even to compete with ASIC's
if ur using a custom tx and rx u can send even 16 bit using protocol similar to uart. but not in standard pc uart implementation because the 16550 uart chip in mother biard has 8 bit wide buffer only.
if u hav send 16 bit data to pc by splitting it, this can be combined to 16 bit back easily by...
easy way is to use xilinx coregenrator , coregen tool to create a pll divided clock from the 50 MHz crystal on borad.
pls go through the coregen help; its simple and easy to use
the mininum requirement for serial transmission is generate a clock which has same rate a s data, ie in ur case 1.152MHZ .
this can be done using a higher crystal and using a DCM or pll of fpga to divide the clock to ensure clock jitters are with in tolerable limits
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
