Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i am not sure a single clock source will generate 2 clocks with same frequency with unknown phase relationship.
even such source is there use only one clock from that source for both the blocks that are exchanging data, instead of synchronizing the data paths between the blocks.
In general for...
I did not clerly understand following statements
"two clocks name Clk1 and Clk2 from the same clock source and the frequencies of both the clocks being same"
"the clock is send to different designs"
i think, No need of a synchronization circuit between the paths of two designs.
If same...
real time applications of wireless notice board
hi,
I am also doing same project
Can u please provide the documents(Schimatic and code ) with you, with or with out GSM module.
thanx
pipeline verilog
for a simple pipeline cpu design u can refer any HDL(verilog) book
verilog hardware description language by moorby has a simple example on processor design
hi
your first statement is correct, with postive skew, there is more time to the signal to reach the destination for setup slack analysis so the time period decreases.
but it may violate hold slack
and the skew effect very little on frequency of operation.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
