Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: CLOCK GENERATION
you can get it in google. or try in search engines.
I know the paper which will provide you complete details regarding clock dividers and pll
"clock divider made easy" topic search in google and you will get the link for download
Re: AHB V AXI
Hi Carrot,
I think split-retry transfers are there to increase or maximise the utilisation of bus bandwidth efficiently.
Is there any other advantages
P
10bit LFSR design
Hi ,
I need to design a random number generator for my project.
Please anybody share the any code regarding this 10bit LFSR.
Thanks,
PSS
developing verification environment in verilog
Hi,
I have to develop a system verilog verification environment for my project.
could u plz help me out in this regards,and also provide some tool knowledge
and reffer some website form which i can download some materials.
regards,
Pradeep
Hi guys,
Can anybody tell me about PRF64 function.
I know that we are using this to generate psuedo random numbers.
Please put more information regrding this.......
Regards,
PPPPPP
fifo question 80/100 8/10
Hi,
One of the most common questions in interviews is how to calculate the depth of a FIFO. Fifo is used as buffering element or queueing element in the system, which is by common sense is required only when you slow at reading than the write operation. So size of...
Hi,
How to assign value to a inout bit in a test bench.
I want to assign a value to a inout bit of design in testbench at perticular time.
Could you please tell me the ways......
Regards,
P
Re: regarding cycle based symulators and event based symulat
hi malligaru,
cycle based simulators are usefule for synchronous designs where operations happen only at active clock edges works on cycle by cycle basis.timing information between two clock edges is lost.
significant performance...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.