Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Looking for information about multicycle path

Status
Not open for further replies.

pradeep2323

Junior Member level 3
Joined
Nov 2, 2006
Messages
27
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,487
can anybody tell more regarding multicycle path?
 

mcpdevs

Newbie level 5
Joined
Apr 26, 2005
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bangalore
Activity points
1,339
multi cycle path

It's nothing but a single path in the netlist activated by more than one clock domain.
 

p_shinde

Full Member level 5
Joined
Feb 25, 2006
Messages
297
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Location
tokyo
Activity points
3,466
what are multi-cycle paths

when a data takes more than one clk cycle to travel from one flop to next flop its called mutli cycle path
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
638
Reputation
1,274
Reaction score
89
Trophy points
1,328
Location
USA
Activity points
33,176
why multicycle path

Xilinx says, "a path between two registers with a timing requirement that is a multiple of the clock period for the registers".

It is commonly used to relax the timing constraints in sections of your design where the data timing is relatively slow or uncertain compared to the clock rate.
 

thamarai

Member level 1
Joined
Mar 9, 2007
Messages
32
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,404
multicycle path xilinx

The path, which takes more than one clock pulse to reach next flop is called as multicycle path.
 

vasuruta

Newbie level 3
Joined
Mar 30, 2007
Messages
3
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,296
what is multicycle path

Multicycle path (MCP)is a path which takes more than one clock cycle to output the data.
Setup and hold calculations will be different for MCP.

Usually multicycle path is seen in adder, multiplier design. It takes more than 1 clock cycle to update the output.

Such kind of combinational path has to be declared as multicycle path in DC(synopsys). Otherwise tool tries to optimize it and take huge amount of time and goes into loop. :?:
 

chanpreet

Newbie level 3
Joined
Nov 3, 2006
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,307
defining setup and hold on multicycle paths

multicycle path comes into picture when the data lauched by a flop takes more time than the clock period itself, hence we can capture the current data in the next clock cycle. Also we can apply multicycle path if the lauch data is stable for more than one clock period therefore the capture flop dosent need to catpure the data in the next cycle it can capture it in next to next cycle.
 

Hards

Member level 1
Joined
Mar 16, 2006
Messages
38
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,498
timequest multicycle

When a data path is too long that can not be completed in one clock cycle then for that perticular path we have to define mulfi-cycle path.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top