Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SYSTEM VERILOG VERIFICATION ENVIRONMENT

Status
Not open for further replies.

pradeep2323

Junior Member level 3
Joined
Nov 2, 2006
Messages
27
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,487
developing verification environment in verilog

Hi,

I have to develop a system verilog verification environment for my project.

could u plz help me out in this regards,and also provide some tool knowledge

and reffer some website form which i can download some materials.


regards,

Pradeep
 

xuanzhu

Member level 3
Joined
Dec 14, 2002
Messages
64
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,288
Location
shanghai
Activity points
450
system verilog verification environment

if you use vcs as the simulator, you will find some examples in its doc directory, which are very helpful to you. Also, you can download the sv lab from the internet, which covers so many concepts in sv, such as coverage, mailbox, class, semaphore, etc.
 

pradeep2323

Junior Member level 3
Joined
Nov 2, 2006
Messages
27
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,487
Hi,

Thank you for your reply.Presentely we are working on modelsim 6.2 version.
will it suitable for verification.

Regards,
Pradeep
 

shobhitk

Member level 2
Joined
Jun 29, 2006
Messages
47
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,558
Well Modelsim is good tool but VCS_MX is more sofiticated with System Verilog
 

vicky3661

Newbie level 5
Joined
Jun 3, 2008
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,317
questa tool is also good for system verilog. it supports AVM methodology.
 

bywater

Newbie level 5
Joined
Dec 17, 2005
Messages
9
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,318
pradeep2323 said:
Hi,

I have to develop a system verilog verification environment for my project.

could u plz help me out in this regards,and also provide some tool knowledge

and reffer some website form which i can download some materials.


regards,

Pradeep
Maybe you could call Synopsys's consultant to have a VMM concept before developing the verification environment. That will accelerate your project greatly.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top