Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: LVS error: schematic and layout mismatch. Port undetecte
Of course.
green-colored dot-filled layer - means ACTIVE (hole in mask oxide), seems like light blue-colored triangle-filled layer - means NIMPLANT layer (to form N+ areas). This last layer missed for NMOS. In result no N+ drain and...
spi profile clock
If you use MMSIM 6.0 or higher version it is possible to set digital signals by means of digital vector file otherwise better to use ULTRASIM.
calibre exit code 4
The label "out" crosses M1 on source and drain NMOS. Therefore "out" and "gnd!" shorted. Why the "gnd!" and "vdd!" shorted to tell on image it is difficult. It is better to reduce font height in labels so that they were completely inside corresponding metal. For marks it...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
