Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I've never done it and I've never seen it done. If you need to, I'd match the lengths as close as possible and use layers that are close to each other so that capacitive delay through the via will be similar. If you are able to account for that delay in the length match, that would be best.
I...
It sounds like your schematic may be corrupt. Just open a SR on supportnet. They're really quick in responding. If the file is corrupt, they find a way to fix it for you. It's happened to me a couple times.
When you're done creating the decal, create a part and make sure the "ECO Registered Part" box is unchecked. Then when you do your netlist compare, you can check only eco registered parts. Your non-ECO registered parts don't have to be in the netlist.
As mentioned before by AG1, component rules only work in Pads Router and not Pads Layout. Decals rules are the same. You'll get clearance errors as well if you do the DRC checking in Layout. You'll have to route and do the DRC checking in Router.
I don't see a problem either. There should be no effect in terms of high-speed circuitry.
Tape, nail polish, mylar could fix it.
I would wait for the next rev to fix it as well.
We let our board fabricators do the panelization for our boards. Typically we'll put the information about how we want the boards panelized on a separate layer like layer 20 or right on the drill drawing layer (24). The info we put includes outlines, dimensions, number of pieces, rotation...
They are used in current sensing circuits. The idea is that you don't want current flowing through these connections. You want to route them with the thinnest trace width that you are using on the board ie, high impedance trace. I usually route them coupled together as much as I can and and...
The image looks correct to me.
The swaps need to be within their respective data lanes, ie, 0-7 can be swapped with each other and 8-15 can be swapped within each other.
You should check with the engineer though. Sometimes they can be anal about these things.
Re: PADS 9.1: length match for DDR2 address through T juncti
Make a single pin part the same size as the via you are gonna use. Then set up your matched length rules for the corresponding pin pairs.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
