Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Old Nick

  1. Old Nick

    Device recognition in virtuoso

    I've been working with structures which are not devices and are thus invisible to virtuoso. We need to establish correct connectivity but it's far too complex to do by eye. What I've done is to create device recognition layers in the LVS rule deck (PVS), and this seems to work, when I LVS it...
  2. Old Nick

    verification of layout cells with no schematic

    yeah, I don't think a schematic can be done as there's no components in it that LVS would know about. I tried making one with pins, one for each of the metal clock lines in the layout, but that just gives loads of warnings. It may be the only way to go though, but it seems wrong.
  3. Old Nick

    verification of layout cells with no schematic

    I've been trying to work out a way of verifying that all contacts etc. are present on an array of CCD cells (it's a CCD array on CMOS technology) to which there is no schematic cell (I really just want to perform an LVS on the array). The problem is there is no real circuit in the pixels it is...
  4. Old Nick

    single slope adc design

    Cheers, FvM. I've maybe been unclear as to what I was looking for, or maybe the stuff just isn't out there. I'm well versed in ADC topologies and there. I'm more looking for a real world description of designing on on an IC (for use in image sensors - single slope seems to be a good choice and...
  5. Old Nick

    single slope adc design

    Cheers Barry. I'm pretty much Ok with that level of operation. I was looking for articles or books that go into detail about the design and layout for maximising the performance (enob etc) that I get out of the ADC. I haven't found very much in the way of that level of description, all the...
  6. Old Nick

    single slope adc design

    Hi, I was wondering if anyone knew any good reference material covering the design of single slope (or multiple slope) ADCs. I know the basic principal behind them and the blocks required, but I'd like some good material about the design of the blocks (slope generator etc.). Cheers in advance.
  7. Old Nick

    creating a cell from SKILL code

    A bit of an embarrassingly easy question. I've created a PCell (a configurable building block cell) which I intend to invoke numerous times from a cell written in SKILL (automatically configuring each instance as specified in the code). Now I think I'm OK with the writing of the code, in fact...
  8. Old Nick

    Installing cadence libraries

    Hi, I'm wondering if anyone can give me pointers on installing library files in Virtuoso 6.1.5. I've already installed the main technology prim lib with the mosfets, caps etc. But I'm trying to install I/O and logic libraries but can't figure out how to do it. The instructions I've been directed...
  9. Old Nick

    cadence installation error installScape

    Hi, I'm trying to install cadence on RedHat 6 but things aren't going smoothly. I'm following the instructions Europractice gave us to the letter, using InstallScape, and things sewem OK for the first few packages I install (Assura, Conformal, CTOS) and then configure with the tool, but when I...
  10. Old Nick

    [SOLVED] photosensor selection - help needed

    When you say you're wanting to measure the visible spectrum, what do you mean by that? Any photo-sensor is going to react to different wavelengths of light differently. If you shine 1 Watt of red and 1 watt of blue light onto the same photo sensor you'll get a different result. If you're...
  11. Old Nick

    Workstation spec for top-chip simulator

    I simulate chips on a desktop PC with a couple of GB of RAM and only 2 cores, a few years ago I had a lot less power. It can still take a day or so to simulate a chip, but that's using spectre instead of Ultrasim (which should be faster for a whole chip). As far as I'm concerned (and there may...
  12. Old Nick

    soldering/desoldering station proposition?

    Not on a daily basis, probably once a week on average. I go long periods without going near a soldering iron, and periods where I'm at the station every day for a week or so so it's difficult to say exactly. We've had it about a year now I'd say, and it still works as it did when it was new...
  13. Old Nick

    soldering/desoldering station proposition?

    **broken link removed** we bought one of these at work and have no complaints with it, it works well and feels robust.
  14. Old Nick

    soldering/desoldering station proposition?

    Looks a decent price, as long as replacement tips/Irons are freely available, one thing I noticed was that they only ship to to the US/Canada so if you're in Greece you're out of luck.
  15. Old Nick

    Problem removing via-hole connected to net in CadSoft Eagle

    don't use the delete (x) command, use ripup instead.

Part and Inventory Search

Back
Top