Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm designing an LDO with SKY130PDK for Vreg=1.5, Vdd=1.8, Ilaod=1mA-10mA Vref=0.75. I used a 2 stage OTA I built earlier which provides a gain of 60dB and phase margin of 80deg but when I try LDO design , I get a regulated voltage of 1.5V but my gain is messes up like 6dB, I know I'm having...
No I calculated the W/L ratio correctly , I got W/L of pass transistor as 8600, but problem is I cannot use a single mosfet with such a large W, so how can I implement a mosfet with such a high W, One guy suggested to use multiplier option with m=100, the width becomes W/100. I have no idea how...
I'm doing a project on LDO , I was calculating the W/L ratio of pass transistor(PMOS) which turned out to be approx 8600, so I put W=4300u, L=0.5u. I'll absolutely get an error bcs the width exceeds the max width given by the foundry, How can I overcome this problem
I'm doing a project on LDO , I was calculating the W/L ratio of pass transistor(PMOS) which turned out to be approx 8600, so I put W=4300u, L=0.5u. I'll absolutely get an error bcs the width exceeds the max width given by the foundry, How can I overcome this problem
Can you share any papers on this , I referred to T. lee paper its confusing and I dont know how to extract many parameters required for the design(also its cascade topology)
Its a project for the design of LNA which is to be used in the downlink chain of the Ground stations Antenna systems . I want to do it using CMOS technology. I'm Interested in using SKY130PDK/gpdk90/gpdk45 bcs these are the ones that are available in my Uni. Atleast I should show a proof of...
I'm currently doing a project on LNA(low noise amplifier) for my final year. Any help or suggestion on design and its improvement is useful for my project.
Hope this becomes a forum of discussion on design of Low noise Amplifier for C band
Specs:
1. Frequency: 3625 to 4800 MHz
2. Noise Figure...
I've been learning Cadence Virtuoso( I started learning Cadence today), and I've run into some frustrating errors while trying to create a simple CMOS inverter schematic. Despite carefully connecting the PMOS and NMOS transistors, ensuring no open nets, and placing the necessary pins (which is...
hey guys, im having trouble characterizing the mosfet, Can you please help, the below image shows various parameters obtained for the transistor. this design is for vdd = 1.8v, gain > 15dB, NF<3dB, f=4-5GHz vdd = 1.8v, NF<3dB, f=4-5GHz, here im mainly having problem with choosing gm, Id ...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
