Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by nicklas_a74

  1. N

    USB eye, attenuation s-param etc?

    Hi I have a passive backplane with usb connectors intended for usb 3.0. What is the required eye size of input, output to the backplane if it should be compliant to USB3.0 (not a usb-if member)? Is it correct to only simulate the backplane itself or must s-parameters be used for reference...
  2. N

    [SOLVED] How to do integer divison rounding to closest integer, vhdl synthesizable code?

    Thank you for the valuable suggestions
  3. N

    [SOLVED] How to do integer divison rounding to closest integer, vhdl synthesizable code?

    Hi I want to have generic input values e.g. a and b what are used to initialize a constant by e.g. constant c:= a/b; However due to the division the correct answer could be 4.6 but it’s rounded down to closest integer 4 as default. How to being able to initialize the c and have a rounding to...
  4. N

    req: vhdl spi interface for resolver (e.g. ad2s 12-series)

    I need a simple spi interface to be implemented in a cpld to enable communication with a tracking resolver (e.g. ad2s 12-series, read serial data as speed, angular position and writing resolver settings). Does anyone have a vhdl file that gives a good starting point? Also a model for a resolver...
  5. N

    req books regarding fpga implementation of pid and more complicated control functions

    Could any one give me a few suggestions (and preferrably links to download from) about books covering different topologies of control functions as PID and more complicated ones and showing how these are implemented in a FPGA (vhdl code)?
  6. N

    [SOLVED] help psl force signal embedded vhdl (compiled, simulated by modelsim 6.5a)

    Hi I want to use embedded psl into a vhdl testbench and force a signal to e.g. '0' and then unforce it. How to write psl for this? I compile and simulate my design using modelsim 6.5a. I have seen different syntax for this but unsure how to get it to work. I dont want to write commands in...
  7. N

    req. suggestions of journal papers fpga temperature monitoring of electronics?

    Im interested in journal papers, letters describing different methods to do temperature monitoring of PCB (embedded systems) were an fpga is used to log the operating conditions for the electronics. Grateful for tips regarding articles, journal papers about this
  8. N

    Req: Suggestions of journals, letters for submission, publication? No proceedings

    What about IEEE or IET letters? Is it anything to recommend regarding review process and my topic?
  9. N

    req help: files synplify pro to setup quartus II ?

    I want to synthesize the design in synplify pro and use e.g. the proj.vqm file in quartusII to setup the project and route the design. What files exactely do I need to import in quartus from synplify? How to being able to setup the project in quartusII by using the imported files (so e.g. the...
  10. N

    Req: Suggestions of journals, letters for submission, publication? No proceedings

    I need some suggestions of journals, letters etc. My intention is to write a small paper about an FPGA implementation regarding a small temperature acquisition device. The intention is to present the hardware concept and operation without to many details regarding the code. Could someone guide...
  11. N

    code check do 254 problems

    code check do 254 problems, vhdl Hi I have a problem with a vhdl design that have been code checked with do254. * I have some signals between components as signal(16 downto 0) which I internally use as new_signal <= signal (16 downto 7) in a component and not using the other bits in the...
  12. N

    help NIOS II Altera, printf scanf, c-debugger etc

    Hi I need some documentation that specify the differences between NIOS and standard c-program scanf() printf() functions. How Altera are using scanf and printf and also the more primitive and similar functions for these that Altera are using. Also I would appreciate a good tutorial how to...
  13. N

    request tutorial, student work book for Mentor Graphics 2008, designer author

    Hi I need good tutorials, student work books for mentor graphics v 2008 designer, author regarding vhdl programming, creating blocks, ports, testbench and also how to use it with modelsim etc. I would be grateful for links were these could be downloaded Thank you
  14. N

    [SOLVED] help c-program to plot line with thickness in NIOS?

    Hi I have tried to implement a simple c-program function in Altera nios (VGA) to being able to draw a straight line between two points x1,y1 and x2,y2 with a line thickness of t pixels. Does anyone have an detailed suggestion how to do this? Grateful for c-code that could be implemented in...
  15. N

    [SOLVED] help design current source temp stable, for PT100

    Hi I need an accurate and temperature stable current source to be used between e.g. 0C to +50C. The current source should drive an PT100 and would be placed (experience the same temp interval) at the same location. The measurement accuracy should be between 0.1C to 0.5C. I have seen circuits...
See more

Part and Inventory Search

Back
Top