Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by mopansen

  1. M

    difference b/w coding in vera and verilog

    Could anybody paste The art of using VERA?
  2. M

    new graduate, wanna find a job on RFIC, I'm in CHina.

    JuLi inc. in ZhuHai ?
  3. M

    How to calculate the Number of VDD/VSS pads required

    how to calculate vss Can use Power Compiler to preestimate?
  4. M

    How to do a specific net Clock Tree Synthesis in Astro?

    Hi, everybody! I want to specific a net (maybe a random net) to do CTS in Astro. How to do this?
See more

Part and Inventory Search

Back
Top