Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i had the vhdl block that worked in a project but i add it to new project it can't work correctly and i think this problem happen in par so how can i fixed that block in par timming and how can i add new blocks manully.what's the best idea?
Re: bus bridge in CPLD
as i see from your note,
you want and you can control sdram in speed of 133 mhz,and interface the data to
another bus,so you need an asynchrounse memory in your dsp processor or dma protochol in your dsp processor to control the speed of i/o bus in low speed,
Re: bus bridge in CPLD
ya,the dsp processor like ti c6000 and youranalog device processor like adsp have some peripheral to control the sdram or ddr bus,and they are cheap way to connect the memory and other bus(like ethernet), ya in some boards only for i/o buffering and implement other...
Re: bus bridge in CPLD
as isee ,you want to communicate sdram and other bus like usb,...
as you know you need a sequncer for controlling the refresh timiing of sdram and the another sequncer for controlling the bus timming like usb or ethernet,
you will have problem to use coolrunner and...
xst configuration statements
hi,
how can we interduce two or more architecture for one project and
select one for synthesize,,
the other architecture that they weren't used has any effect in synthesizing?
what's your idea?
thanks
hi
is there any diffrence between industry and commerxcial pcb?
for example when we say the board is industry or commrcial ?
only the component used in that board say that or the pcb and type of the fiber and ..
Re: quidance about designing the board more than 4 layers
hi,thanks
yes,they are some electronic rules for clock and vcc,&
buut i need more details and proffesional about these rules,for example:
if we use A/d or D/a
how should we connect DGND and AGND like these,
do you know articles about...
hi
who has experience in designig thge pcb for more than layers,
who knows a site or articles about the attentions in this designing.
for example which layer should be gnd and vcc
if we have more than 3 vcc what should we do?about clk and
ok,thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
