mc&fpga
Member level 1
i had the vhdl block that worked in a project but i add it to new project it can't work correctly and i think this problem happen in par so how can i fixed that block in par timming and how can i add new blocks manully.what's the best idea?