Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by manik_vivek_82

  1. M

    What does the speed grade in Xilinx signify?

    Re: speed grade it just indictes the speed of the nets.
  2. M

    why moore is safer then mealy?

    Bcos moore does not depend upon inputs, rather only on state
  3. M

    Consider a 2:1 mux , what will output if sel is"x"

    Re: Consider a 2:1 mux , what will output if sel is"x&a if sel=x,output is also x ..
  4. M

    datums of dc - help for a new designer

    Re: dc help Is there any book which guides us other than the manuals?
  5. M

    General questions in the field of digital design

    Re: some digital Q? ans it Design for testability is viewing the difficulties of testing during design phase and designing hardware for it..
  6. M

    which style is better

    Hi, Don't you think more registers will be inferred in the behavioral style of modelling?
  7. M

    What is the difference between ASIC flow and FPGA flow ?

    Re: ASIC & FPGA Hi, In some FPGAs, the technology mapping stage is reffered to as fitting..
  8. M

    verilogs question ans it?

    Hi, As far as Q2 is considered, synthesis time as well as synthesisability is better with RTL coding style. Vivek
  9. M

    What is the definition of one hot encoding?

    What is one hot encoding?
  10. M

    The differences between FPGA and CPLD

    FPGA and CPLD What are the differences between CPLD and FPGA?
  11. M

    What does the speed grade in Xilinx signify?

    What does the speed grade in xilinx signify?
  12. M

    Method to provide constraints in DC

    I agree. Given, a design or a project, how do i start with the process of determining the constraints during the synthesis process? Moreover, how do i find the constraints such as input delay, output delay? If we get a negative slack, and find the path that violates the timing, how do i go abt...
  13. M

    Method to provide constraints in DC

    Hi, I recently started working on DC. How do you actually go abt deciding the values of the constraints. I have gone thru the SOLD manual, but still confused. Can anyone suggest something?
See more

Part and Inventory Search

Back
Top