Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
ndiff in cmos
OK, thanks, that part is clear.
One more question - what difference does it make if the NTUB is hot or not, that is, why do we have different design rules then (I mean this Minimum NDIFF to NTUB/HOT_NTUB Spacing)
@imar: Well, you are right, the resistance ratio can have relatively low variation, but resistance ratio is not really a resistance, is it?
In general, the value of your resistor depends on its dimensions and doping concentration (among several other things). While you can increase its...
you normally use cascode for increasing rout. One transistor "shields" the other one, so its drain voltage experiences less variations. In that way, the output resistance is "amplified" by approx. gm x rout.
As for the L, the longer the transistor, the greater the output resistance. Cascode...
hot_ntub
I didn't quite understand your answer.
Isn't the whole PMOS (I mean N-tub) buried in P-substrate anyway? In the case when N-tub is Vcc biased, and P-substrate ground biased, that is the usual situation, isn it?
To make things clear - I get the error for the distance between source N...
@ hdmi
- Vov (overdrive voltage) can be seen as useful parameter only in the region of strong inversion. In moderate inversion are the equations with Vov (the most of them, at least) not applicable.
- gm/Id methodology, on the other hand, applies not only for strong inversion, but also for...
OK, that is all correct.
Can you please tell me then how to plot gm as a function of temp? I still don't see how you can select gm to be plotted as a function of sweeping parameter, in this case temperature.
I don't see the list of results for gm in Results Browser either - there is only one...
If you look at inverter as single stage, you can approximate it (to the first order) with RC circuit, that defines propagation delay. R is on-resistance of the transistor/inverter, that goes up as Vdd goes down. Having R increased, increases in turn propagation delay and decreases frequency...
resistive voltage divider
Which configuration exactly do you have in mind when you talk about PMOS relisation? Why does it function only for integer division rations?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
