Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by kkantham

  1. K

    parasitic delay in hspice

    ingold= hspice edaboard i am calculating logical effort of FO4 inverter in 45nm technology. i got 'tow' as 4.8ps i got 'g' as 1(normalized). but i got p as '10'(normalized) which should be 1. what should i change to get parasitic delay as 1 ** logical effort-inverter: dc analysis** .option...
  2. K

    design corner in hspice by keeping the same library file

    design corner in hspice if i did not mention any design corner( TT , ss, ff) what will the hspice choose by default. is there any command to choose the design corner by keeping the same library file
  3. K

    logical effort of ripple carry adder

    carry ripple logical effort i want to calculate the logical effort of critical path of cmos ripple carry adder i.e from carry0 to carry4 .can any body give me some idea regarding this
  4. K

    logical effort of inverter in hspice

    logical effort of gates in spice can any body tell me how to calculate logical effort , electrical effort and parasitic delay of an inverter or any other gate in hspice i first calculated delay for one inverter which is 0.1ns . then i added another inverter to make h=1 and the delay now is...
  5. K

    need help in ring oscillator transcient analysis

    thank u my friends what u said is true i tried to do it without source by adding inital condition v(1)=vdd. but as u said the node is always being forced to be vdd . so i removed the IC and added a pulse to initial node and it worked finally. however i got a very sharp curve in dc analysis...
  6. K

    need help in ring oscillator transcient analysis

    transcient my professor told not to give any extrnal source/pulse to ring oscillator. so i left vin and gave .ic v(1)= vdd to start oscillation. but the last inverter in the loop went to saturation
  7. K

    need help in ring oscillator transcient analysis

    ring oscillator hi guys i have a problem in transcient analysis of 3 stage simple ring oscillator in 45nm cmos technology. i got dc analysis but with 3rd inverter in saturation. i could not get transcient curves and could not measure delay parameters. this is my netlist can any body help me in...

Part and Inventory Search

Back
Top