Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Kaisia

  1. K

    How to specify space between cells in SoC Encounter

    You can specify cell padding to those cells. The padding will keep some space between the specified cells and others, not only just between the specified cells. But, I wonder why those cells can not be placed close to each other.
  2. K

    how to deal with those registers in clock/reset generator,mbis logic when insert scan

    as said above, how to deal with those logics? According to some meterials, these registers can be inserted as a part of scan if reasonable control points set? But, I get some information that, those need be excluded from scan insertion. I want an more detail answer. Thank you , all.
  3. K

    Fixing critical Hold violation

    It make sense. I will analyze the results from theories view.
  4. K

    Fixing critical Hold violation

    why it can fix hold with no setup degration?
  5. K

    Non-sequential timing problem in DC

    just add one more constraint set_data_check
  6. K

    [SOLVED] CMOS Transmission Gate

    Yes, it's a trans gate. And the function is xor.
  7. K

    command for max wire length....

    i just claim that i did not find that parameter MaxDistance of clock spec in cadence encounter user guide.
  8. K

    command for max wire length....

    not find maxdistance usage of clock spec in encounter user guide.
  9. K

    SoC Auto-Define What Buffers to Use

    the dont use atrributes come from the libraries you used.
  10. K

    What's the best SRAM configuration? (4T, 5T, 6T, etc)

    what structure of 5T like? 4T just derived from 6T(2T as resistor in 4T).
  11. K

    How to do power planning?physical-designers please address.

    useful document
  12. K

    How to solve this clock violation??

    setAnalysisMode -asyncChecks noAsync
  13. K

    SoC Encounter newbie...ERROR: (SOCSP-2021):???

    does this 'tweakage' mean 'fine-tuning or smal modification to improve placement results' ?
  14. K

    some question about SI fix.

    if adding some buffer near the 'driving' cell, does it needed to point the added buffer output to the very 'receiving' input only?(the 'driving' cell will go to other cells' inputs.)
  15. K

    cadence encounter 8.1 userguide/manual download

    thank you very much.
See more

Part and Inventory Search

Back
Top