Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm using virtuoso to design a wireline transmitter.
There's an instance can be used in analog library --> n4port
The question that i would like to ask is,
in reality how to connect this port?
There are two examples here:
For the left one, the port 2,4 negative terminals are connected to...
DLL is a negative feedback system, while a chain of inverters is an open loop system.
So DLL is more robust to PVT variation.
For example, when the supply voltage is increased,
the generated clock of DLL can be still maintained at the same phase, although the delay from the delay line is...
Thanks for the reply.
By the way, what is the meaning of "will cause less objectionable interference" when spread spectrum clocking is utilized?
Since, the energy of EMI doesn't change by SSC.
It's weird by measuring EMI level in this way while the EMI energy doesn't change at all.
I know with spread spectrum technique,
we could spread the power of a signal in a wider bandwidth
reducing the peak power of a signal which is narrowband originally.
But i don't know why this action can reduce EMI?
I'm currently doing a research on fast locking PLL, and searching for its applications.
A fast locking PLL (frequency synthesizer) can truly provides a better data throughput in a system.
I've search through the internet and found that it's hard to find a specific application which needs a fast...
I'm designing the bias circuit for the Maneatis Cell.
I have a question about this bias circuit,
When Vctrl increased to a high value, say VDD,
the output of the OPAMP will almost zero,
turning off the NMOS which provides the current to the cell.
So, the VCO won't oscillate.
My question is, due...
i'm doing behavioral model (MATLAB) for digital PLL
the most significant difference between DPLL and analog PLL is the filter
where digital loop filter of DPLL is consists of a proportional path and integral path (2nd-order system)
my problem is, for propotional path and integral path
should i...
For an analog PLL, the loop filter is to filter out high frequency jitter from the output of CP.
But for a digital PLL, why we still need to use digital loop filter?
I mean, for a typical digital PLL, its architecture is:
in_ref, in2--> TDC --> DLF --> DCO --> in2
The output of TDC is binary...
The image shown is a delay cell, where Vctrl is the control voltage. Where
MC: a current source work in triode region
MX: a negative resistance
MK: adjustable resistor
M+, M-: input pair
Connecting the delay cells in a loop will form a VCO.
Next, given Kvco, how can i size the MOS in this VCO...
It's desirable to maintain a constant ratio between the input data rate and the loop bandwidth of the CDR.
Why? What will happen if there is no constant ration between them?
Thanks, by the way, what is the difference between false lock and harmonic locking?
False lock = locking failure
Harmonic locking = lock onto the wrong frequency
Am i right?[COLOR="Silver"]
When studying CDR circuit,
i realized that many designs are using the in-phase and quadrature-phase clock (created by VCO).
These clocks will feed into the PD and FD for frequency tracking and phase detection.
What is the purpose of doing that? Any advantages or disadvantages?
Actually i'm curious about the time constant caused by these different drivers. For example:
This is the circuit modeling of a transceiver (Tx-Ch-Rx) using current driver (actually it's founded in a paper that i'd surveyed)
The extended question is
1. why the circuit modeling is excluding the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
