Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I put the circuit in the attachment, but it requires CAD converter to open it, I use acme cad converter V7.98.1 Chinese version, which you can download from internet.
This circuits is one of the power application, it uses a lot of external components to accomplish some function,which I want to...
Hi, could somebody tell me the difference between current model and voltage model in DC-DC converter? is there some differences in loop compensation? right now, I know there is conjugate pole in voltage model, which is produced by the inductor and capacitor, but in current model, this conjugate...
D' = 1-D, but I don't know what is the meaning of D' in the whole loop? like in Buck Converter, we don't have D or D', so what is the difference? Thanks
The attachment is the circuit and simulation results.
It is somehow a RC filter, but the resistance is determined by two switchs and capacitor, but I don't understand the operation even I know the results, so could someone give me some clues? Thanks
That was I thought, you konw, in theory, the range could vary from 0% to 100%, but if it works in the limited condition, what is the response of DC-DC loop?
Also there is buck-boost converter can resolve this problem, especially when vin is very near to vout.
Can someone give me a clue about the maximum duty cycle and minimum on time of voltage-mode DC-DC buck converter? I konw there is maximum duty cycle and minimum on time for current-mode DC-DC converter, they are dependent on CLK signal, but for voltage-mode, it seems has nothing to do with CLK...
Re: rejection of glitch
Hello saro_k_82, Thanks for your help, to simplify the case, I change voltage source from constant voltage to vpwl voltage source. I don't exactly understand what do u mean? Sorry, could you explain it more precisely? Thanks!
rejection of glitch
I want to simulate the rejection effect to power supply. for example, if there is a glitch in power supply, and ideally I don't want it affect the system, the problem is how to define this glitch, I mean what's the reasonable time period for the glitch? Is 1us a little long...
here is an article which talks about how to improve load transient, hope it can help u. hit the link:
**broken link removed**
quote="pianomania"]I am designign a DC DC current mode buck , but the load transient is too large, what parameter can effect the behavior ?
Error Amp gm ? or bandwidth...
Aslo I need this article, thanks!
Smooth transition and ripple reduction in 4-switch non-inverting buck-boost power converter for WCDMA RF power amplifier
Paul, R.; Maksimovic, D.
Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on
Volume , Issue , 18-21 May 2008...
Re: does anybody have some reference about buck-boost conve
Thanks!
I know what's your mean but there are two structures of buck-boost converter, one is same to you mentioned, but the other structure contain four switchs and it can work in three modes-buck mode, boost mode and buck-boost...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
