Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by hitx

  1. H

    Ethernet conncetion between Xilinx spartan3e 16000 FPGA and PC

    OK my friends ads-ee, Here is my work : I have a simulink model based on Xilinx blocks. And I have a data of 'Plain' and 'key' in Matlab Workspace. These datas are double in array format. Firstly, in Simulink environment, I need to take these data (both Plain and key) using simin (from...
  2. H

    Ethernet conncetion between Xilinx spartan3e 16000 FPGA and PC

    Hi firends, I have Xilinx Spartan XC3S3E1600 development board. I am really confused!!!
  3. H

    Ethernet conncetion between Xilinx spartan3e 16000 FPGA and PC

    Hi friends, How can I connect my Xilinx spartan3e 16000 FPGA to the PC using ethernet? I will use hardware co simulation with point-point ethernet. I think that I must do this first. I have tried some ways but have not managed yet. Please help.. By the way, do I need the install the files of...
  4. H

    from Matlab workspace data to FPGA xilinx block

    Dear friends, Thanks for your response.. Dear rahdirs: From Xilinx blockset System Generator generates HDL codes in Simulink environment. This will provide VHDL project and then I open this file with ISE software. From here, I will synthesize the XST after specfying the outputs pins (LEDs)...
  5. H

    from Matlab workspace data to FPGA xilinx block

    Thanks my friend for your reply, I have used the simulink block 'from workspace' and Xilinx block of 'convert' to change data to fixed point. However, I have not managed to observe the input data (0-255) on FPGA 8 Leds out. I observe these data on Simulink scope. But on FPGA hardware, I coud...
  6. H

    from Matlab workspace data to FPGA xilinx block

    Hi dear friends, I have a problem and need help. Now, I have a data in Matlab workspace (103x1 double format) and I want to get this data from workspace to Xilinx block set in Simulink to process in FPGA. Shortly, how can I use this data in Simulink with Xilinx blocks? Is there any Xilinx block...
  7. H

    Simulink store data to Xilinx ROM block

    Dear firiends, Please someone knows, help me. How can I store simulink data (in the model) to Xilinx ROM block? And then I want to observe these data from FPGA. I can share my model if anyone wants to see. Please I really need help.. Colt
  8. H

    Simulink Xilinx Blocks for mod and round operations

    Hi dear friends, Is there anybody here to know mod and round operations in Simulink with Xilinx Blocks for VHDL. I have used MCode (Xilinx Block) block to do this but never managed. Please Help..
  9. H

    Xilinx Blockset model for Logistic Map

    Hi dear friends, I need to model Logistic Map ( has eqn : x[n+1] = 4*x[n]*(1-x[n]) ) in Matlab/Simulink using Xilinx blocks. I have tried to model this system many times, but never managed yet. If anybody knows this, please help me. I will be pleased. The thing that I want to do is to model...
  10. H

    VHDL variable initial value problem

    Hi friends, You mean that real types are no appropriate for synthesis. Is it right even we use math_real package? Because I am using math real library for real operations. And I just get warning message when synthesis occured. By the way, is this mean that real operations in FPGA can not be...
  11. H

    VHDL variable initial value problem

    Hi dear friends, I have a code in VHDL. Please take a look this code below. process (clk,i) variable xn,y : real; begin xn := 0.2; if rising_edge (clk) then i <= i + 1; if i < 8 then xn := 4.0 * xn * (1.0 - xn); y := floor (100.0 * xn); m <= (integer (y)) mod 256; mem(i) <=...
  12. H

    FPGA VGA_8 bit color image

    Thanks a lot for the reply. But I have already know that part of the codes. I just want to learn this part. For example, imagine a pixel value of 198 in 8 bit, what is its equivalent in 3 bit of range 0-7 ? I just want to clear that. I mean, for example in 200 in 8 bits, when I use that value in...
  13. H

    FPGA VGA_8 bit color image

    Hi dear friends. There is something in my mind to ask. For example, I want to display gray scale image on screen, what sould I do? Most multimedia image supports 8 bit (3 bits RED,3 bits GREEN, 2 bits BLUE) which means that 256 different color can be obtained. (pixel value changes between 0-255)...
  14. H

    VHDL while loop problem

    Thanks a lot for your great help.,Now I understand the difference between signal type and variable. There are lots of question to ask about my project. I will try to solve these problems myself with hard study and lots of researches, If I am failed, I will turn on you again dear friends. Take...
  15. H

    VHDL while loop problem

    OK. And I used the same codes using signal instead of a variable, and also changes main clock (mclk) to 0.75 Hz, now I can see the numbers such as 1,2,3,4,....,10 on LEDS. Therefore, variable reaches final value suddenly, however signal changes its value every clock cycle. I also observed from...
See more

Part and Inventory Search

Back
Top