Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by g.s.javed

  1. g.s.javed

    how we add the TECHNOLOGY file in ASSURA

    Sarfaraz, If you have Assura installed correctly, then in the root of your project directory you should have a file called "assura_tech.lib" that defines the rule sets and points to a directory where you have the tech file defining the rules set (file called "techRuleSets") and the DRC, LVS...
  2. g.s.javed

    Q factor of Inductor for 180 nm technology

    Hi Raj, You can read about it here. The Quality factor is given as \[ Q = \frac{X__L }{R } = \frac{2\pi ~f L}{R}\].
  3. g.s.javed

    how we add the TECHNOLOGY file in ASSURA

    Hi Sarfaraz, In the CIW window, Tools >> Technology file manager >> Attach .. You will get a drop-down menu of all the libraries and the technology files. There you can pick your library and attach the technology file of the same.
  4. g.s.javed

    How to display the spectrum of power amplifier in ADS (technology TSMC 180 nm)

    Re: How to display the spectrum of power amplifier in ADS( technology TSMC 180 nm) Hi hanen88, The output frequency spectrum of the UWB amplifier is a windowed Fast Fourier Transform (FFT) of the output signal. The spectrum will show the frequency outputs as peaks at the frequency with the...
  5. g.s.javed

    [SOLVED] [URGENT]Differential to Single Ended 1-bit Quantizer

    HI, I have designed a differential 1-bit quantizer, which is being used in a ΣΔ -ADC on chip. But there is only ONE High frequency pin/pad available to me. How do I convert this differential signal to give me a rail-to-rail (VDD to GND) single ended signal. It is a 1-bit output. I have tried...
  6. g.s.javed

    Tapeout Issues - Nearing Deadline.

    @Braski: Thank you for the hint. We will try to be cautious.
  7. g.s.javed

    Tapeout Issues - Nearing Deadline.

    HI, Happy New Year 2012 to all. I have a few issues in layout. The Technology we are using is UMC 130nm 1P8M CMOS process. I am designing a oversampled ADC. I have a tape out coming up ( 15 Jan '12 ). 1. I have to bring DC signals from outside the chip to be used as a reference signal. There...
  8. g.s.javed

    Wavescan Display - No full screen display

    Hi, The wavescan display does not have the full screen display. The image below describes my problem. (Attached picture) I was looking for any command that had to be added to .cdsenv file or any other changes in the tool. Kindly Oblige. Regards Javed
  9. g.s.javed

    maven vlsi rn or sandeepani 's vlsi design & verification

    HI. Sandeepani is better. The reason being the course material for Verification is better and the faculty there is good. I don't know if they have retained the same faculty from jan 2009. That person was good.
  10. g.s.javed

    sorry dont like it

    HI Everyone gulson: Thank you for the new-old layout. As promised, I found a better "pleasing" layout ("ITS BACK, woohoo") :)) when I logged in again. I thank all the seniors of the forum for constantly "INSPIRING" the admins to deliver the best again. I observe that there are some more...
  11. g.s.javed

    sorry dont like it

    Hi All, Surprise Surprise !!! But not so pleasing though. Please get back the color combination of the previous version, PLEASE. This color-set gives a boring dull feature to the page. The previous set had contrast whereas this is bland. Its not that I am not interested in the newer version...
  12. g.s.javed

    Ph.D or M.S - Need guidance and Advice

    HI I just a received an admission from the university for research program in Analog / Mixed -Signal IC design. The Prof there offered me both the options. But also mention that the effort put in for the program is : Ph.D : M.S :: 100 :75 This figure is little obscure for me. I might be...
  13. g.s.javed

    IDS@VGS [uA/um@V] - Explanation

    HI I was reading a datasheet of a process when I came across these terms. What does this signify for a MOS device? Vt -0.85 IDS@VGS [uA/um@V] 155@12 1. What all information can we gather from this note? 2. How do we find the Kp = un*Cox from this...
  14. g.s.javed

    How to use PDK in cadence

    HI test_out You will have to first set the working directory to the location where the "tkit" command is found. Then, set the T_DIR and CDSDIR variable to their respective locations, rather set the path for their location. Then, run the command. It should run on its own. Regards Javed
  15. g.s.javed

    Gate capacitance of Power p-channel MOS Device

    Any other suggestions to approach the problem. Thank you.

Part and Inventory Search

Back
Top