Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
bypass capacitor placement layout power via
I used xilinx XC2V2000-BG575 package. The Vcore voltage is 1.5V with near 40 Vcore pin, and 3.3V IO voltage with 50 pin. i think it's difficult to put each power pin with one bypass capacitor as close as possible to the chip.
Anyone can give some...
fbga package issues
How to place the bypass capacitor and route the trace for 0.8mm pitch FBGA MCU(271 pin).
I can not put 0.1u capactor under the each power pin (0402 package) because of very small size of the FBGA package chip.
Can anybody give me some advice on how to deal with such package...
I have installed @DS 2002C and run under float license. i can start the software and load design, such as integrator example under ../example/tutitor directory, but if open the project and run the simulation command from the menu, the message display "can not load sdfstars".
Is there any...
thank juripero, thank for your help. But if i want to add channel model, such as fade, interference, how can i deal with it. The In-build function in verilog simulation is too little.
I want to generate plenty of data as stimulation to simulate the digital receiver design usued verilog. how to generate the modulation data. I know the matlab can do it, but the data file pre-generate can not used for long time simulation because of i need read a very large data file into the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
