Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes,
You can use this to try different routing possiblities.
First create a black box of your layout with pins, area and devices placed.
You have to create one control file which includes the details like min routing width, min routing space etc. You need to provide this file in "Use Rules...
PMOS and NMOS should be isolated to avoid latch up.
Surround the NMOS with NWELL ring and surround the PMOS with P+ ring.
( you can use deep nwell also to isolate if your process supports that)
If common substrate is P- then,
1. Put a N-WELL
2. Place two rectangles of active (diffusion layer) side by side.
(The area of the recangle should be equal to area of diode).
3. Then cover one of the active with TAP layer to invert the diffusion type.
4. Place diffusion contacts on both the...
Also you need to plan below things,
1. How many power/ground pads you have?
2. How many signal pads you have?
3. Do you have any pads only for testing purpose?
4. What type of package ?
-Dinesh
Thanks,
We usually add a Antenna diode to discharge the charges. If both type of charges gets accumulated then how the diode operation will be?
My assumptions, (diode is placed on p-substrate)
Case1 : Metal is charged with negative ions then,
diode is forward biased and it will discharge the...
I think there wont be any problem if one side VDD and other side VSS until you do not make a loop in it.
But I want to understand what is the requirement that you are choosing such option.
-Dinesh
I do not know if there any problems realted to fabrication.
But if we think of analog application where mismatch is critical thing then, yes
"Mismatch is less if W/L ratio is less"
You can refer to paper "Optimizing MOS Transistor Mismatch" by Simon J. Lovett, Marco Welten, Alan Mathewson, and...
Following may help you,
1. If Signal in Met1,
bottom plate --> Poly
top plate --> Met2
Either side --> Contact and Via
Connect all plates to either POWER /GROUND depending on situation.
2. If signal in METx
bottom plate --> Met (x-1)
top plate --> Met(x+1)
Either side --> Via(x-1) and Viax...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
