Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by dendrite

  1. D

    pipelined adc problem,ergent！

    Use Verilog-A simulation to determine the causal link between the stages2 and stage3.
  2. D

    Comparator architecture that will achieve 1.6mV resolution

    comparator design use dynamic comparator
  3. D

    Different between macros

    The deference of LEF. Maybe you'd read the manual of CADENCE.
  4. D

    Looking for tools and tutorials for Cadence

    Re: cadence---help me you can get it in this forum!
  5. D

    What is the coner simulation and how it works?

    Re: coner simulation If you have the lib set of hspice! you can do simulation.
  6. D

    Introduction To Probability And Stochastic Processes (Book)

    Probability, Random Variables and Stochastic Processes 3rd This is the 3rd edition of the book. (the only version that I have found) ISBN 0-07-048477-5 1991 the better one. you can download it form this forum! Please search it.
  7. D

    What are the hot keys in Cadence?

    Cadance Hot Keys Please . show instances , show the layout
  8. D

    I want to buy this kind of CMOS OP amp.

    Would you buy OPAMP macro IP?
  9. D

    Detailed design flow of PLL

    flow pll best reference h**p://www.fujitsu.com/downloads/MICRO/fma/pdf/PLLapp.pdf
  10. D

    Designing a 200MHz CMOS oscillator with crystal base IC

    200MHz CMOS Oscillator PLL is the best choose. h**p://www.fujitsu.com/us/services/edevices/microelectronics/asic/mixedsignal/
  11. D

    Looking for detailed topology of pipeline ADC 8bits circuit

    pipeline ADC circuit Form the Prof. Gray's homepage, you can get something useful. h**p://kabuki.eecs.berkeley.edu/ Good luck!
  12. D

    about ALL Digital Delay Line

    Thank you. I'll do it.
  13. D

    What system is suitable for 10b 80Ms/s ADC???

    GPS car navigation system
  14. D

    About analog IP design

    Try this one. Springer - A Platform-Centric Approach to System-on-Chip (SOC) Design
  15. D

    Different results in Hspice and Spectre

    Re: hspice vs spectre If you use the large mixed signal circuit. you'll feel the speed. The third choice is ultrasim. Maybe it's the best.
See more

Part and Inventory Search

Back
Top