Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear All,
If we do a .OP in HSPICE, for a transistor we can see at the end of the list there are cdtot/cgtot/cstot/cbtot/cgs/cgd. For the transconductance gm, it can be easily called by LX7 (GMO, DC gate transconductance). How about the corresponding MOS parameters for each of...
Dear All,
I use HSPICE and in its MOSFET Output Templates, there are parameters with names reversed like CDGBO (LX32, intrinsic drain-to-gate capacitance, =-dQd/dVg) and CGDBO (LX19, intrinsic gate-to-drain capacitance, =-dQg/dVd), looks like they are transcapacitances. My circuit is not high...
Hi All,
In a two-stage amp with capacitive feedback, the closed loop circuit 3dB frequency (closed loop bandwidth) is equal to cut-off (crossover) frequency of the loop gain (T(s)) --> w(-3dB)_CL = wc_T
What is the cut-off frequency of the closed loop circuit (wc_CL)? Somehow the wc_CL equals...
Dear All,
I know this topic has been raised many times ('Schematic tool to get netlist for HSPICE' by deardeepa76, 'Hspice Schematic viewer' by cwcwecan, and 'HSPICE netlist from Schmatic editor' by fireball003); but none of them contains the details I am looking for. Let me address my question...
Hi All,
Please explains or point me to some good resources on advanced DRAM timing settings from BIOS. Verbal explanations for some of these timing parameters could be found on the web (see the end), I am looking for clearer details, and their relationships with tRAS, tCAS and other standard...
Error: "Some of the faces were not uncovered to avoid creation of mixed body."
When I run a TL simulation in HFSS, I get this error: Some of the faces were not uncovered to avoid creation of mixed body.
Picture attached.
Anyone? Thank you!
Thank you for the quick reply, Volker. But Data File Tool outputs all s-param together at the same time, since the simulation has multiple terminals and each terminal gives one .s1p file, while I only want one of the .s1p file in the dataset.
Even if I manually create a file with header, how do...
Hi All,
From ADS's .dds file, using table format, I have output a column of frequency, a column of magnitude, and a column of angle, and I have used Excel to separate them and saved as .txt file. Please let me know how to create .s1p file from this data so I can use WinCal's "Measure" to...
Hi all,
I have one structure built up in HFSS and I want to put in series a R and a C to it. Do I just create one LumpRLC port to model the C and another LumpRLC port to model the R and connect them in series (flat, not vertical) and connect them to the end of my structure in series?
It is...
Dear all,
How to calculate miller capacitance from the model parameters of a transistor that's biased up?
Another related question is that when I want to use simple equation to find a particular parameter, say use Cgs as part of ft expression, how to find this capacitance? Since there are Cgs...
Hi Everyone,
I have a layout that has lots of cells put together. Between the cells they are connected through metals.
For example, cell 1's metal2 is connected with cell2's metal2, and cell2 is connected with cell3 through metal7; within cell2 metal2 is connected to metal7. How do I ask...
Hi Everyone,
I have a design that has many variables, about 50, and I wonder besides using the "Editing Design Variables" window in Analog Design Environment, is there another way to view/change the variables so I do not need to scroll the tiny variable window up/down frequently?
Another...
I think now I can close my own loop.
My output is differential, there is a R and a C in parallel between the outputs. I measured between the outputs for noise simulation.
With the RC, the output referred noise has 1/f^2 component, and the drop is 20dB/dec instead of 10dB/dec.
Without the RC...
Hi FvM,
Thanks for the reminder, actually I left the output of demod with no connection and still see 1/f noise at DC!
Now I suspect that Cadence uses another set of output noise other than the one it uses to calculate input referred noise, this is the most reasonable answer, but still does...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.