Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
homemade dso
Dear All;
Is there anyone who knows how to implement a reconstruction algorithm for equivalent time sampling? besides, all the input protection methods I see around, relies on two diodes to supply rails to protect the sampling device, this has two draw backs, in high freqs, the...
Re: EMC problem
What is the input impedance of your spectrum analyzer? where exactly are you trying to measure? what is the output impedance of the point you're trying to do the measurement at? some other point that comes in mind is that if your analyzer has a DC coupled input, it might change...
Re: PCB routing
I've done this before without any problems, but, you know, it depends on how you do it... in case your pic is SMD, try to stay as far from the pins as possible, since if you get close to them (say, about 5 mils) you will have a literally difficult time aligning your chip with...
You have to modify the port io .c file to fit your application... somehow, as you say, the file provided in XAPP058 is a demonstration of how should port io be done. you have to do it yourself for your own microcontroller.
Re: USB JTAG
In programming the FPGA config memory, for faster speeds, you have to use parallel programming modes, which would be faster than jtag by orders of magnitude, for example, you can check the programming time specified in various modes, as stated in xilinx datasheets.
You have to assign the BSDL models in IMPACT, and other JTAG chain analyser software you might use, so that the software knows how to bypass the device from JTAG chain, in IMPACT, you can also specify the length of the command register of the unknown devices, and with this, IMPACT will bypass...
Re: Problem, Spartan-III and Parallel 3 interface and iMPACT
The JTAG pins on Spartan III devices are powered from VCCAUX, which is 2.5V, and parallel III interface (with simple 125s) cannot read 2.5V TDO from Spartan III, I think that there might be 3 solutions, first forget the JTAG, and use...
ttl to lvttl lvcmos converter
This level conversion method has a serious flaw, since the voltage regulator on the low side has to have some current sink capability, since the current that flows through the clamp diodes has to be sunk by the regulator, a resistor load might be used but in large...
jtag fail during xilinx program
The JTAG interface on Spartan III works with VCCAUX which is 2.5V, and Parallel III does not do 2.5V programming. some special method must be used to do 3.3V with Spartan III, which is described in Xilinx web site in the XAPPs.
I have used the MAX 7000S, and Flex 8000 devices from altera, and they both work quite fine with byteblaster II cable (since they're both 5V devices, I do not have any LV programming problems).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
