Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: the additional stage slower than main stage with gain b
The UGB of the auxiliary amp can be anywhere between the dominant and the second pole of the original stage to ensure the stability of the loop formed since the second pole of the main stage also comes in the gain-boosting loop...
hi,
i am designing a DAC using charge scaling architecture. reference voltage is 2.5V.
To buffer the output i need to design a voltage buffer (0.25um , VDD=2.5V) with very low input capacitance. so buffer should be rail to rail.
could someone please tell me how to go about designing the...
check the phase margin...PM more than 70 deg slows the response.
UGF requirement is for small signal settling(linear settling). in slewing, the current available to charge the load cap ,decides ts.
refer to the "CMOS analog IC design" by razavi
i have 70 deg of phase margin while taking differential output....
but when i put next stage to get single ended output then phase reached -220 deg
making the op-amp highly unstable....
is it possible to use a fully differential op-amp as a buffer in chage scaling D/A converter... plz...
Hi all,
i`ve designed a gain boosted folded cascode fully diff op-amp with 100db gain & 700MHz UGB.
i tried with putting differential-to-single-ended stage but it was causing the op-amp to be highly Unstable...
could someone tell me how to configure a fully differential op-amp as voltage...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
