Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Okay, thank you. I'll do that.
By the way, what will be the command if I am to calculate the delay of a 2-input nand gate? what should I put in the "-from" portion? :???:
I have discovered this report_delay_calculation command in Design Compiler (DC), but having problems implementing it. I have attached a screenshot of the error report in DC.
Anyone, please help. Thank you!
Re: verilog driving inout
atena's right, you should break your design into submodules. For example,
in module 1, you can set SDA as input and in module 2, set SDA as output. Then finally, in your top module, set SDA as a wire. No need to define SDA as an inout port.
I have had this problem...
Below is my verilog code for DCO. I am not sure if the problem is with the inout port (dco_out). Because the output in VCS is always dead :-|. I already made a testbench for this:
`timescale 1ps/1ps
module dco (enable, coarse_ctrl_code, fine_ctrl_code, fine_mux_out, dco_out);
input enable...
Re: code for adpll
Hi, do you still have a copy of the verilog code from the website "http://www-unix.ecs.umass.edu"? or do you have a working verilog code for adpll? i am having troubles with mine. :/
I've used that solution earlier but it seems the command "find" has been disabled. It means that it is obsolete (from this link: https://book.huihoo.com/pdf/crafting-a-chip-a-practical-guide-to-the-uofu-vlsi-cad-flow/handouts/dcxg.pdf). ) and must be removed.
Also, the "is_pad.tcl" command is...
Can anyone please help me? The error log PSYN - 117 can be seen in the attached image. Any help will be very much appreciated. Thanks!
btw, i am designing a Digitally-Controlled Oscillator or DCO.
How to use this command? I tried using this command but nothing happens. It was not supposed to optimize my design, but still DC optimized it. What should be the correct method or steps in using this command in DC? Was it after I compile the design? or Before compiling the design? or before...
I am designing a Digitally Controlled Oscillator for an ADPLL Design. I have come across with the term DCO Control. What is a DCO Control? Is it an external block or another block of a PLL?
It's because I need to measure/know the DCO Control Word Length and I don't have an idea what a DCO...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.