Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] report_delay_calculation problem

Status
Not open for further replies.

ajhunt18

Member level 1
Joined
Jul 4, 2011
Messages
38
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,554
I have discovered this report_delay_calculation command in Design Compiler (DC), but having problems implementing it. I have attached a screenshot of the error report in DC.

Anyone, please help. Thank you!
 

Attachments


hoanglongroyal

Member level 1
Joined
Nov 24, 2012
Messages
36
Helped
20
Reputation
40
Reaction score
19
Trophy points
1,288
Activity points
1,480
did you try get_net for it ?
1. get_net fine_out[0] --> to make sure DC know this net, this net exist
2. if 1 ok, use ".... -to [get_object_name [get_net fine_out[0]]]"
 

ajhunt18

Member level 1
Joined
Jul 4, 2011
Messages
38
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,554
did you try get_net for it ?
1. get_net fine_out[0] --> to make sure DC know this net, this net exist
2. if 1 ok, use ".... -to [get_object_name [get_net fine_out[0]]]"
Okay, thank you. I'll do that.

By the way, what will be the command if I am to calculate the delay of a 2-input nand gate? what should I put in the "-from" portion? :???:
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top