Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have discovered this report_delay_calculation command in Design Compiler (DC), but having problems implementing it. I have attached a screenshot of the error report in DC.
did you try get_net for it ?
1. get_net fine_out[0] --> to make sure DC know this net, this net exist
2. if 1 ok, use ".... -to [get_object_name [get_net fine_out[0]]]"
did you try get_net for it ?
1. get_net fine_out[0] --> to make sure DC know this net, this net exist
2. if 1 ok, use ".... -to [get_object_name [get_net fine_out[0]]]"
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
