Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xilinx Vivado Workarounds

The problem: In Vivado in the IP Packager when I was trying to make a custom component with mating interfaces to control PCIe4 IP Core, I couldn't do it because in the IP Packager PCIe4 control interfaces were missing, e.g.: VLNV xilinx.com:display_pcie4: pcie4_cfg_mgmt_rtl:1.0 VLNV...
The problem: In Vivado in the IP Packager, when we want to set a value for any interface parameter, we won't get any TCL commands in the Tcl Console. This is probably a bug. The following images visualize the problem: The solution: I managed to find these missing TCL commands :)...

Part and Inventory Search

Top