Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Sure.
DFF is a Dtype FlipFlop. A basic gate level element that can store 1-bit of information. This we also call as register. Because it can register(store) 1-bit of data for every clock it receives. A DFF works only if clock is provided. If the clock is @50MHz, then you can say that you are registering data @50MHz rate. A Xilinx D FF can have many types, for example DFF with set\reset, DFF with clock enable, etc. These are low level components that you may find inside the FPGA chip.
Please provide more details so that I can help you out exactly what you are looking for.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.