Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xilinx register block

Status
Not open for further replies.

waleed82

Newbie level 4
Joined
Mar 12, 2013
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,317
Hello guys,

please don't mind me if my question is stupid but I am really new to this field. What is the use for XILINX REGISTER block??.

Thanks
 

What do you mean by "register block". Do you mean DFF?. Maybe could you elaborate your Q?, like where you found it, etc
 

Hi thanks for the reply yes the one I am asking about is DFF. Can you please help.

Thanks again
 

Sure.
DFF is a Dtype FlipFlop. A basic gate level element that can store 1-bit of information. This we also call as register. Because it can register(store) 1-bit of data for every clock it receives. A DFF works only if clock is provided. If the clock is @50MHz, then you can say that you are registering data @50MHz rate. A Xilinx D FF can have many types, for example DFF with set\reset, DFF with clock enable, etc. These are low level components that you may find inside the FPGA chip.

Please provide more details so that I can help you out exactly what you are looking for.
 

Thank you some much that's what I was looking for.

really appreciated:-D
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top