xtcx
Advanced Member level 1
- Joined
- Dec 22, 2007
- Messages
- 493
- Helped
- 65
- Reputation
- 130
- Reaction score
- 58
- Trophy points
- 1,308
- Location
- Bangalore, India
- Activity points
- 5,003
Hi, I've been having this doubt for a long time, but just thought of asking out. I've been using functions\procedures so far only for combo circuits such as complex adder\mult, muxer, etc. However I've always wondered why not use clock based seq logics, by passing in the arguments, but compiler throws error, so left it. (Sorry, if this is given in any text books, I never read much books fully in that case :-D
1) Why edge functions cannot be used inside function\procedure body?.
2) Is it VHDL limitations?, then how about verilog?
3) Is it not a good to be practiced?.
4) Can it atleast be used for simulation purpose?.
Please share your thoughts to clarify my doubt
Thanks.
1) Why edge functions cannot be used inside function\procedure body?.
2) Is it VHDL limitations?, then how about verilog?
3) Is it not a good to be practiced?.
4) Can it atleast be used for simulation purpose?.
Please share your thoughts to clarify my doubt
Thanks.