Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why CT delta-sigma modulator needs a DFF at its output?

Status
Not open for further replies.

sapphire

Member level 3
Joined
Nov 13, 2004
Messages
66
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
440
Looks like if there is not the DFF, the output will enter a limited-cycle osicllation? I am not sure how to express that meaning in a formal language. Thanks

Edward
 

can u post the diagram?
 

the picture is quoted from temes' green book

 

the comparator is not clocked, so the book is telling you that you need a clocked comparator to create a known delay in the loop.
 

after the clock introduced, the system becomes a 'controlled' sampling system, and the output is meaningful. it also has limited-cycle osicllation, cant avoid.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top