ajhunt18
Member level 1
What's the best SRAM configuration? (4T, 5T, 6T, etc). I am designing an SRAM with low power and low leakage in digital implementation using Verilog coding (VCS simulation). Also, what's the best technique I can use to minimize the leakage?
Thank You!
Thank You!