Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the problem of having combinational loop in a design?

Status
Not open for further replies.

pd_engineer

Newbie level 5
Newbie level 5
Joined
May 21, 2008
Messages
10
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,341
Hi,

What is the problem with having combinational loops in our design. why do we break it while doing synthesis.


Thanks
 

what is combinational loop

pd_engineer said:
Hi,

What is the problem with having combinational loops in our design. why do we break it while doing synthesis.


Thanks

During the test mode, you cant determine the value of the combinational loop, it will be like a indefintie. So you need to break the combinational loop with simple or Gate with test mode signal to end the indefinite loop function.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top